
# INTEGRATED CIRCUITS



Product specification

1995 May 25

IC19 Data Handbook



# FB2033

### **FEATURES**

- 8-bit transceivers
- Latched, registered or straight through in either A to B or B to A path
- Drives heavily loaded backplanes with equivalent load impedances down to 10Ω.
- High drive 100mA BTL Open Collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption

- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Each BTL driver has a dedicated Bus GND for a signal return
- Controlled output ramp and multiple GND pins minimize ground bounce
- Glitch-free power up/power down operation
- Low I<sub>CC</sub> current
- Tight output skew
- Supports live insertion

# QUICK REFERENCE DATA


SYMBOL	PARAM	ETER	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Aln to Bn		3.0 3.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Bn to AOn		4.3 4.1	ns
C <sub>OB</sub>	Output capacitance (B0 – Bn c	nly)	6	pF
I <sub>OL</sub>	Output current (B0 – Bn only)		100	mA
	Querral	AIn to Bn (outputs Low or High)	24	
ICC	Supply current	Bn to AOn (outputs Low)	45	mA
		Bn to AOn (outputs High)	22	

### ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V <sub>CC</sub> = 5V±10%; T <sub>amb</sub> = 0°C to +70°C	DRAWING NUMBER
52-pin Plastic Quad Flat Pack (QFP)	FB2033BB	SOT379-1

NOTE: Thermal mounting or forced air is recommended

### **PIN CONFIGURATION**



### FB2033

### DESCRIPTION

The FB2033 is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level side.

The common I/O, open collector B port operates at BTL signal levels. The logic element for data flow in each direction is controlled by two pairs of mode select inputs (SBA0 and SBA1 for B-to-A, SAB0 and SAB1 for A-to-B). It can be configured as a buffer, a register, or a D-type latch.

When configured in the buffer mode, the inverse of the input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (LCAB or LCBA). In the latch mode, clock pins serve as transparent-High latch enables. Regardless of the mode, data is inverted from input to output.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the Loopback input. When the Loopback input is High the output of the selected A-to-B logic element (not inverted) becomes the B-to-A input.

The 3-State AO port is enabled by asserting a High level on OEA. The B port has two output enables, OEB0 and  $\overline{OEB1}$ . Only when OEB0 is High and  $\overline{OEB1}$  is Low is the output enabled. When either OEB0 is Low or  $\overline{OEB1}$  is High, the B-port is inactive and is pulled to the level of the pull-up voltage. New data can be entered in the flip-flop and latched modes or can be retained while the associated outputs are in 3-State (AO port) or inactive (B port).

The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100mA. Precision band gap references on the B-port ensure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55V.

The B-port interfaces to "Backplane Transceiver Logic" (see the IEEE 1194.1 BTL standard). BTL features low power consumption

by reducing voltage swing (1V p-p, between 1V and 2V) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

Output clamps are provided on the BTL outputs to further reduce switching noise. The "V<sub>OH</sub>" clamp reduces inductive ringing effects during a Low-to-High transition. The "V<sub>OH</sub>" clamp is always active. The other clamp, the "trapped reflection" clamp, clamps out ringing below the BTL 0.5V V<sub>OL</sub> level. This clamp remains active for approximately 100ns after a High-to-Low transition.

To support live insertion, OEB0 is held Low during power on/off cycles to ensure glitch- free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS V pin when at a 5V level while V<sub>CC</sub> is Low. The BIAS V pin is a low current input which will reverse-bias the BTL driver series Schottky diode, and also bias the B port output pins to a voltage between 1.62V and 2.1V. This bias function is in accordance with IEEE BTL Standard 1194.1. If live insertion is not a requirement, the BIAS V pin should be tied to a V<sub>CC</sub> pin.

The LOGIC GND and BUS GND pins are isolated inside the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble- shoot.

As with any high power device thermal considerations are critical. It is recommended that airflow (300lfpm) and/or thermal mounting be used to ensure proper junction temperature.

### PIN DESCRIPTION

SYMBOL	PIN NUMBER	TYPE	NAME AND FUNCTION
AI0 – AI7	50, 52, 3, 5, 8, 10, 12, 15	Input	Data inputs (TTL)
AO0 – AO7	51, 2, 4, 6, 9, 11, 14, 16	Output	3-State outputs (TTL)
<u>B0</u> – <u>B7</u>	40, 38, 36, 34, 32, 30, 28, 26	I/O	Data inputs/Open Collector outputs, High current drive (BTL)
OEB0	23	Input	Enables the B outputs when High
OEB1	24	Input	Enables the B outputs when Low
OEA	43	Input	Enables the AO outputs when High
BUS GND	39, 37, 35, 33, 31, 29, 27, 25	GND	Bus ground (0V)
LOGIC GND	1, 13, 17, 49	GND	Logic ground (0V)
V <sub>CC</sub>	18, 22, 48	Power	Positive supply voltage
BIAS V	41	Power	Live insertion pre-bias pin
BG V <sub>CC</sub>	44	Power	Band Gap threshold voltage reference
BG GND	42	GND	Band Gap threshold voltage reference ground
SABn	20, 21	Input	Mode select from AI to $\overline{B}$
SBAn	45, 46	Input	Mode select from $\overline{B}$ to AO
LCAB	47	Input	A-to-B clock/latch enable (transparent latch when High)
LCBA	19	Input	B-to-A clock/latch enable (transparent latch when High)
Loopback	7	Input	Enables loopback function when High (from AIn to AOn)

### FB2033

### **FUNCTION TABLE**

					INPUTS	6				OUTPUTS	
MODE	Aln	Bn*	OEB0	OEB1	OEA	LCAB	LCBA	SAB <sub>1</sub> 0	SBA <sub>1</sub> 0	AOn	Bn
Aln to Bn thru mode	L		н	L	L	Х	Х	LL	XX	Z	H**
Ain to Bri thru mode	Н		Н	L	L	Х	Х	LL	XX	Z	L
Aln to Bn transparent latch	L	_	н	L	L	Н	Х	НX	XX	Z	H**
Ain to bir transparent laten	Н	-	Н	L	L	Н	Х	HX	XX	Z	L
Aln to $\overline{Bn}$ latch and read	I	-	н	L	L	$\downarrow$	Х	ΗX	XX	Z	H**
All to billaten and lead	h	-	н	L	L	$\downarrow$	Х	НX	XX	Z	L
	L	-	н	L	L	↑	Х	LH	XX	Z	H**
Aln to Bn register	н	-	н	L	L	↑	Х	LH	XX	Z	L
Bn outputs latched and read (preconditioned latch)	х	-	н	L	L	L	х	ΗХ	XX	Z	latched data
Bn to AOn thru mode	Х	L	L	Н	Н	Х	Х	XX	LL	Н	input
Bit to AOIT third mode	Х	Н	L	Н	Н	Х	Х	XX	LL	L	input
Bn to AOn transparent latch	Х	L	L	Н	Н	Х	н	XX	ΗХ	Н	input
Binto AOn transparent laten	Х	Н	L	Н	Н	Х	н	XX	НX	L	input
Bn to AOn latch and read	Х	I	L	Н	Н	Х	$\downarrow$	XX	НX	Н	input
Bit to AOI fatch and fead	Х	h	L	н	Н	Х	$\downarrow$	XX	НX	L	input
Bn to AOn register	Х	L	L	н	Н	Х	$\uparrow$	XX	LH	н	input
BIT to AOI register	Х	Н	L	н	Н	Х	↑	XX	LH	L	input
AOn outputs latched and read (preconditioned latch)	Х	х	L	н	н	х	L	ХХ	ΗХ	latched data	х
Disable Bn outputs	Х	Х	L	Х	Х	Х	Х	XX	XX	Х	H**
	Х	Х	Х	Н	Х	Х	Х	XX	XX	Х	H**
Disable AOn outputs	Х	Х	Х	Х	L	Х	Х	XX	XX	Z	Х

### FUNCTION SELECT TABLE

MODE SELECTED	SXX1	SXX0
Thru mode	L	L
Register mode	L	н
Latch mode	н	Х


### NOTES:

T

- H = High voltage level
- L = Low voltage level
- h = High voltage level one set-up time prior to the High-to-Low LCXX transition
- = Low voltage level one set-up time prior to the High-to-Low LCXX transition
- X = Don't care
- Z = High-impedance (OFF) state
- = Input not externally driven
- ↑ = Low-to-High transition
- ↓ = High-to-Low transition
- H\*\* = Goes to level of pull-up voltage
- Bn\* = Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.

NOTE: In Loopback mode (Loopback = High), Aln inputs are routed to the AOn outputs. The Bn inputs are blocked out.

### LOGIC DIAGRAM



FB2033

ABSOLUTE MAXIMUM RATINGS Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

SYMBOL	PARAMETE	RATING	UNIT		
V <sub>CC</sub>	Supply voltage		-0.5 to +7.0	V	
N/	lanut volto so	All inputs except B0 – Bn	-1.2 to +7.0	v	
V <sub>IN</sub>	Input voltage	B0 – Bn	-1.2 to +3.5	V	
I <sub>IN</sub>	Input current	-40 to +5.0	mA		
V <sub>OUT</sub>	Voltage applied to output in High output state		-0.5 to +V <sub>CC</sub>	V	
		AO0 – AOn	48		
IOUT	Current applied to output in Low output state	B0 – Bn	200	mA	
T <sub>STG</sub>	Storage temperature		-65 to +150	°C	

### **RECOMMENDED OPERATING CONDITIONS**

CYMPOL	DADAMETER			LIMITS		LINUT
SYMBOL	PARAMETER	FARAMETER			MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.0	5.5	V
M		Except B0 – Bn	2.0			v
V <sub>IH</sub>	High-level input voltage	B0 – Bn	1.62	1.55		v
V		Except B0 – Bn			0.8	v
V <sub>IL</sub>	Low-level input voltage	B0 – Bn			1.47	
	Input clamp current	Except B0 – Bn			-40	mA
IIK		B0 – Bn			-50	IIIA
I <sub>OH</sub>	High-level output current	AO0 – AOn			-3	mA
		AO0 – AOn			24	
IOL	Low-level output current	B0 – Bn			100	mA
I <sub>IA</sub>	Off device input current	$ \begin{array}{l} \mbox{Except} \ \overline{B0} - \overline{Bn}, \\ \mbox{V}_{I} = 0 \ \mbox{to} \ 5.5 \mbox{V}, \ \mbox{V}_{CC} = 0 \mbox{V} \end{array} $			100	μΑ
C <sub>OB</sub>	Output capacitance of B port			6	7	pF
T <sub>amb</sub>	Operating free-air temperature range		0		+70	°C

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

SVMPO!	DADAMETED		TEST CONDITIONS1				
SYMBOL	PARAMETE	K	TEST CONDITIONS <sup>1</sup>	MIN	TYP <sup>2</sup>	MAX	
I <sub>OH</sub>	High level output current	<u>B0 – Bn</u>	$V_{CC} = MAX, V_{IL} = MAX, V_{IH} = MIN, V_{OH} = 1.9V$			100	μA
I <sub>OFF</sub>	Power-off output current	B0 – Bn	$V_{CC} = 0.0V$ , $V_{IL} = MAX$ , $V_{IH} = MIN$ , $V_{OH} = 1.9V$			100	μA
V <sub>OH</sub>	High-level output voltage	AO0 – AOn <sup>4</sup>	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OH} = -3mA$	2.5	2.85		V
		AO0 – AOn <sup>4</sup>	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 24mA$			0.5	
V <sub>OL</sub>	Low-level output voltage	<u>B0 – Bn</u>	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 100mA$	.75	1.0	1.15	V
		B0 – BU	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN, I_{OL} = 4mA$	0.5			1
		$\frac{\text{Except}}{\text{B0-Bn}} \qquad \qquad \forall_{\text{CC}} = \text{MIN}, \ \textbf{I}_{\text{I}} = \textbf{I}_{\text{IK}}$				-0.5	
VIK	Input clamp voltage	<b>D</b> 0 <b>D</b> -	$V_{CC} = MIN, I_I = I_{IK}^{6}$	0.3			V
		B0 – Bn	$V_{CC} = MIN, I_I = -18mA$			-1.2	1
ł	Input current at maximum input voltage	Except B0–Bn	$V_{CC} = MAX, V_I = 0.0V \text{ or } 5.5V$			±50	μΑ
		Except B0–Bn	$V_{CC} = MAX, V_I = 2.7V, \overline{Bn} = AIn = 0V$			20	μA
IIH	High-level input current	$\overline{B0} - \overline{Bn}$	$V_{CC} = MAX, V_I = 1.9V$			100	1
		B0 - Bn	$V_{CC}$ = MAX, $V_{I}$ = 3.5V <sup>5</sup>	100			mA
ارر	Low-level input current	Except B0–Bn	$V_{CC} = MAX, V_I = 0.5V$			-20	μA
12		B0 – Bn	$V_{CC} = MAX, V_I = 0.75V$			-100	1
I <sub>OZH</sub>	Off-state output current	AO0 – AOn	$V_{CC} = MAX, V_O = 2.7V$			50	μA
I <sub>OZL</sub>	Off-state output current	AO0 – AOn	$V_{CC} = MAX, V_O = 0.5V$			-50	μΑ
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	AO0 – AOn only	$V_{CC} = MAX, V_O = 0.0V$	-45		-150	mA
		Aln to Bn	V <sub>CC</sub> = MAX, outputs Low or High		24	50	
I <sub>CC</sub>	Supply current (total)	Bn to AOn	V <sub>CC</sub> = MAX, outputs Low		45	75	mA
		Bn to AOn	$V_{CC}$ = MAX, outputs High		22	44	

#### NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type. 2. All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ .

 Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last. 4. Due to test equipment limitations, actual test conditions are  $V_{IH} = 1.8V$  and  $V_{IL} = 1.3V$  for the B side. 5. For B port input voltage between 3 and 5 volts  $I_{IH}$  will be greater than 100µA, but the parts will continue to function normally. 6. B0 – B7 clamps remain active for a minimum of 80ns following a High-to-Low transition.

### LIVE INSERTION SPECIFICATIONS

SYMBOL		PARAMETER		LIMITS				
STWBUL	FARAMETER			NOM	MAX	UNIT		
VBIASV	Bias pin voltage	$V_{CC} = 0$ to 5.25V, $\overline{Bn} = 0$ to 2.0V	4.5		5.5	V		
I <sub>BIASV</sub> Bias pin DC cur		$V_{CC} = 0$ to 4.75V, $\overline{Bn} = 0$ to 2.0V, Bias V = 4.5 to 5.5V			1	mA		
	Blas pin DC current	$V_{CC}$ = 4.5 to 5.5V, Bn = 0 to 2.0V, Bias V = 4.5 to 5.5V			10	μΑ		
VBn	Bus voltage during pre-bias	$\overline{B0} - \overline{B8} = 0V$ , Bias V = 5.0V	1.62		2.1	V		
I <sub>LM</sub>	Fall current during pre-bias	$\overline{B0} - \overline{B8} = 2V$ , Bias V = 4.5 to 5.5V	1			μA		
I <sub>HM</sub>	Rise current during pre-bias	$\overline{B0} - \overline{B8} = 1V$ , Bias V = 4.5 to 5.5V	-1			μA		
I <sub>Bn</sub> PEAK	Peak bus current during insertion	$ \begin{array}{l} V_{CC}=0 \text{ to } 5.25 \text{V}, \overline{\text{B0}}-\overline{\text{B8}}=0 \text{ to } 2.0 \text{V}, \\ \text{Bias V}=4.5 \text{ to } 5.5 \text{V}, \text{OEB0}=0.8 \text{V}, t_{r}=2 \text{ns} \end{array} $			10	mA		
		V <sub>CC</sub> = 0 to 5.25V, OEB0 = 0.8V			100			
I <sub>OL</sub> OFF	Power up current	$V_{CC} = 0$ to 2.2V, OEB0 = 0 to 5V			100	μΑ		
t <sub>GR</sub>	Input glitch rejection	$V_{CC} = 5.0V$	1.0	1.35		ns		

### **AC ELECTRICAL CHARACTERISTICS**

					A PORT L	IMITS		
SYMBOL	PARAMETER	TEST CONDITION	$T_{amb}$ = +25°C, V <sub>CC</sub> = 5V, C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>amb</sub> = 0 V <sub>CC</sub> = 5 C <sub>L</sub> = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 4	100	150		100		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (thru mode) Bn to AOn	Waveform 1, 2	2.2 2.0	4.3 4.1	6.0 6.0	2.0 1.8	7.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (transparent latch) Bn to AOn	Waveform 1, 2	1.5 2.4	4.5 4.4	6.5 6.5	1.0 2.0	7.5 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCBA to AOn	Waveform 1, 2	2.0 2.2	3.8 4.3	5.5 6.0	1.8 1.7	6.0 6.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SBAn to AOn	Waveform 1, 2	1.4 1.4	2.9 3.1	5.0 5.5	1.0 1.0	6.0 6.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (Loopback mode) Aln to AOn	Waveform 1, 2	2.0 2.0	3.8 3.9	6.0 6.0	2.8 2.3	7.0 7.0	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (Loopback mode) Loopback to AOn	Waveform 1, 2	1.2 1.2	3.4 3.2	5.0 5.5	1.0 1.0	6.0 6.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time from High or Low OEA to AOn	Waveform 5, 6	1.0 2.6	3.1 4.0	5.1 5.5	1.0 2.4	5.5 5.8	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time to High or Low OEA to AOn	Waveform 5, 6	1.0 1.0	3.5 3.3	5.0 4.6	1.7 1.7	5.6 5.2	ns
t <sub>TLH</sub> t <sub>THL</sub>	Output transition time, AOn Port 10% to 90%, 90% to 10%	Test Circuit and Waveforms				2.0 2.0	5.0 5.0	ns
t <sub>SK</sub> (o)	Output to output skew, A port <sup>1</sup>	Waveform 3		0.5	1.0		1.5	ns
t <sub>SK</sub> (p)	Pulse skew 2  t <sub>PHL</sub>	Waveform 2		0.3	1.0		1.5	ns

### NOTES:

Bn to AOn propagation delays are extended for 5 nanoseconds following B port excursions above 3.1 volts.
It<sub>PN</sub>actual – t<sub>PM</sub>actual |for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V<sub>CC</sub>, loading, etc.).
t<sub>SK</sub>(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal

duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

### AC ELECTRICAL CHARACTERISTICS (Continued)

			B PORT LIMITS					
SYMBOL	PARAMETER	TEST CONDITION	$T_{amb} = +25^{\circ}C, V_{CC} = 5V,$ $C_{D} = 30pF, R_{U} = 9\Omega$			T <sub>amb</sub> = 0 V <sub>CC</sub> = 5 C <sub>D</sub> = 30pl	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (thru mode) AIn to Bn	Waveform 1, 2	1.2 1.0	2.9 2.9	4.3 4.4	1.0 1.0	4.8 4.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (transparent latch) Aln to Bn	Waveform 1, 2	1.4 1.0	3.1 3.3	4.5 4.8	1.0 1.0	5.1 5.1	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCAB to Bn	Waveform 1, 2	2.7 2.2	4.4 5.1	5.7 6.6	2.4 2.0	6.4 7.1	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SABn to Bn	Waveform 1, 2	1.8 1.0	3.6 3.3	5.0 4.9	1.4 1.0	5.7 5.2	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable/disable time OEB0 or OEB1 to Bn	Waveform 1, 2	1.4 1.0	3.0 3.1	4.5 5.0	1.0 1.0	5.0 5.6	ns
$\Delta V / \Delta t$	Output transition rate, Bn Port 20% to 80%, 80% to 20%	Test Circuit and Waveforms				0.4	1.2	V/ns
t <sub>SK</sub> (o)	Output to output skew, B port <sup>1</sup>	Waveform 3		0.8	1.5		2.0	ns
t <sub>SK</sub> (p)	Pulse skew 2  t <sub>PHL</sub> - t <sub>PLH</sub>   <sub>MAX</sub>	Waveform 2		0.3	1.5			ns
SYMBOL	PARAMETER	TEST CONDITION	F	R <sub>U</sub> = 16.59	Ω	R <sub>U</sub> = 16.5Ω		UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (thru mode) Aln to Bn	Waveform 1, 2	1.2 1.0	3.0 3.0	4.4 4.5	1.0 1.0	4.9 4.7	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay (transparent latch) Aln to Bn	Waveform 1, 2	1.4 1.0	3.2 3.4	4.6 4.9	1.0 1.0	5.2 5.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay LCAB to Bn	Waveform 1, 2	2.7 2.2	4.5 5.2	5.8 6.7	2.4 2.0	6.5 7.2	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SABn to Bn	Waveform 1, 2	1.8 1.0	3.7 3.4	5.1 5.0	1.4 1.0	5.8 5.3	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Enable/disable time OEB0 or OEB1 to Bn	Waveform 1, 2	1.4 1.0	3.1 3.2	4.6 5.1	1.0 1.0	5.1 5.7	ns
$\Delta V / \Delta t$	Output transition rate, Bn Port 20% to 80%, 80% to 20%	Test Circuit and Waveforms				0.2	0.6	V/ns
t <sub>SK</sub> (o)	Output to output skew, B port <sup>1</sup>	Waveform 3		0.5	1.0		1.5	ns
t <sub>SK</sub> (p)	Pulse skew <sup>2</sup>  t <sub>PHL</sub> – t <sub>PLH</sub>   <sub>MAX</sub>	Waveform 2		0.3	1.0		1.5	ns

#### NOTES:

It<sub>PN</sub>actual – t<sub>PM</sub>actual |for any data input to output path compared to any other data input to output path where N and M are either LH or HL. Skew times are valid only under same test conditions (temperature, V<sub>CC</sub>, loading, etc.).
t<sub>SK</sub>(p) is used to quantify duty cycle characteristics. In essence it compares the input signal duty cycle to the corresponding output signal duty cycle (50MHz input frequency and 50% duty cycle, tested on data paths only).

FB2033


# FB2033

Product specification

### **AC SETUP REQUIREMENTS**


					LIMI	TS		
SYMBOL	PARAMETER	TEST	T <sub>amb</sub> =	+25°C, V₀	<sub>CC</sub> = 5V	T <sub>amb</sub> = 0 to 70°C, V <sub>CC</sub> = 5V±10%		
		CONDITION				C <sub>D</sub> = 30pF (B R <sub>U</sub> = 9Ω (B		
			MIN	TYP	MAX	MIN	MAX	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time AIn to LCAB or Bn to LCBA	Waveform 4	3.0 3.0			4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time AIn to LCAB or Bn to LCBA	Waveform 4	1.0 1.0			1.3 1.3		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Pulse width, High or Low LCAB or LCBA	Waveform 4	3.0 3.0			4.0 4.0		ns
SYMBOL	PARAMETER	TEST CONDITION				C <sub>D</sub> = 30pF (Β R <sub>U</sub> = 16.5Ω (Ι		UNIT
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time AIn to LCAB or Bn to LCBA	Waveform 4	3.0 3.0			4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time AIn to LCAB or Bn to LCBA	Waveform 4	1.0 1.0			1.3 1.3		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	Pulse width, High or Low LCAB or LCBA	Waveform 4	3.0 3.0			4.0 4.0		ns


### AC WAVEFORMS



# FB2033

### TEST CIRCUIT AND WAVEFORMS





FB2033

FB2033

NOTES

13

### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Date of release: 08-98

Document order number:

Let's make things better.



